EnSilica adds DSP to RISC cores

EnSilica has added a 64-bit precision, fully-pipelined MAC unit to its RISC core to deliver the eSi-3260 for audio, sensor hub, motion control and touch screen applications.

In addition to 32-bit data, the MAC unit supports dual 16-bit SIMD (single instruction multiple data) multiply and MAC operations. Uniquely, full complex multiplication is also supported, performing four multiplies and two additions per cycle.

The inclusion of saturating and rounding arithmetic, along with instructions to support bit-reversed addressing, provides FFT acceleration and accuracy.EnSilica adds DSP to RISC coresThe eSi-3260 employs a 5-stage pipeline which has been optimized to deliver market-leading performance in mainstream process nodes with frequencies of over 1GHz obtainable in a 28nm process with dynamic power of 14ΞΌW/MHz.

This can be reduced to 3ΞΌW/MHz when optimizing the processor for power, rather than frequency. A flexible memory architecture, with either native, AXI or AHB interfaces, allows the inclusion of instruction and data caches as well as tightly coupled memories for running code that is timing critical. The addition of a cache facilitates high-performance operations even when they are run from embedded Flash.

The radix-8 fast divide and square root options enable 32-bit integer division and square root operations to be reduced to six cycles, greatly decreasing the cycle count in sensing operations where these operations are key to the code operation.

An optional, fully pipelined single precision floating point capability helps accelerate high dynamic range calculations for applications such as gesture recognition and fingerprint detection. Custom instruction support allows a further level of application acceleration such as IIR and logarithmic DSP operations or cryptographic operations for standards including ECC, RSA, AES and SHA.

 

For more detail: EnSilica adds DSP to RISC cores


About The Author

Ibrar Ayyub

I am an experienced technical writer holding a Master's degree in computer science from BZU Multan, Pakistan University. With a background spanning various industries, particularly in home automation and engineering, I have honed my skills in crafting clear and concise content. Proficient in leveraging infographics and diagrams, I strive to simplify complex concepts for readers. My strength lies in thorough research and presenting information in a structured and logical format.

Follow Us:
LinkedinTwitter

Leave a Comment

Your email address will not be published. Required fields are marked *

This site uses Akismet to reduce spam. Learn how your comment data is processed.